

Examiner has rejected claims 3 and 12 under § 103 as being unpatentable over Tsukamoto in view of Huang et al., U.S.P. 5,970,031. Finally, the Examiner has rejected claims 5, 6, 14 and 15 under § 103 as being unpatentable over Tsukamoto in view of Nakamura et al. ("Nakamura"), (U.S.P. 6,061,496). For the following reasons, Applicants respectfully traverse this rejection.

As recited in independent claims 1 and 10 of the application, the invention is directed to a unique playback apparatus. One of the important features recited in independent claims 1 and 10 is that when a quick traverse playback command or a quick returning playback command is given by the operation section, the control section controls the switching section and selectively outputs the temporarily stored data which is stored in the first storage section. Such an arrangement is clearly not taught or suggested in Tsukamoto.

In the Office Action, the Examiner refers to column 29, line 23 to column 30, line 67 of Tsukamoto for teaching this aspect of the invention. However, contrary to the Examiner's assertion, this section of Tsukamoto merely discloses that the cueing section shifts the beam spot to the target starting address in accordance with the target address (including the target starting address of a selected program and the target ending address of this program) from the TOC data holding circuit and the present address from the demodulator circuit. This portion of Tsukamoto specifically discusses the flow chart illustrated in Figure 18 of the reference.

As can be appreciated from the foregoing, this portion of Tsukamoto is not at all relevant to the present invention and to the specific feature discussed above. Accordingly, it is respectfully submitted that claims 1 and 10 patentably distinguish over this reference.

As to Huang and Nakamura, these references fail to compensate for the deficiencies discussed above with respect to Tsukamoto. Thus, claims 1 and 10 are believed to patentably

distinguish over these references as well. Further, the dependent claims are patentable based on the limitations contained therein.

For example, with respect to claims 3 and 12, Huang (col. 5, line 57 to col. 6, line 62) discloses transferring data smoothly by transferring the data from a temporary memory 500, even if the data from an optical disc is interrupted and is not transferred. Thus, this point does not correspond to the feature of extracting the data at a predetermined interval, as required by claims 3 and 12.


With respect to claims 5, 6, 14 and 15, Nakamura (col. 13, lines 44 to 63) discloses sequentially displaying data on a divided screen in the case of FF and sequentially displaying data on the divided screen in a reverse order in the case of REW. In claims 5 and 6, data is read and output in a stored order, and in claims 14 and 15, data is read and output in an order reverse to the stored order. Thus, in claims 5, 6, 14 and 15, data is processed on the basis of the stored order, which is not taught or suggested by Nakamura.

In view of the above, reconsideration and allowance of this application are now believed to be in order, and such actions are hereby solicited. If any points remain in issue which the Examiner feels may be best resolved through a personal or telephone interview, the Examiner is kindly requested to contact the undersigned at the telephone number listed below.

Response Under 37 C.F.R. §1.111  
U.S. Appln. No. 09/829,988

The USPTO is directed and authorized to charge all required fees, except for the Issue Fee and the Publication Fee, to Deposit Account No. 19-4880. Please also credit any overpayments to said Deposit Account.

Respectfully submitted,

A handwritten signature in black ink, appearing to read "Brian W. Hannon", is written over a horizontal line.

Brian W. Hannon  
Registration No. 32,778

SUGHRUE MION, PLLC  
Telephone: (202) 293-7060  
Facsimile: (202) 293-7860

WASHINGTON OFFICE

**23373**

CUSTOMER NUMBER

Date: December 6, 2004

1/13

FIG. 1







FIG. 2



3/13

**FIG. 3**


RAM ADDRESS SPACE

Am - 1
⋮
A2
A1
A0



4/13


FIG. 4





5/13

FIG. 5








6/13


FIG. 6






7/13

FIG. 7




8/13

FIG. 8




9/13

FIG. 9




10/13

FIG. 10



11/13

FIG. 11



12/13

FIG. 12






FIG. 13

